- State-of-the-Art Advanced BiCMOS Technology (ABT) Widebus™ Design for 2.5-V and 3.3-V Operation and Low Static **Power Dissipation**
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V_{CC})
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- High Drive (-24/24 mA at 2.5-V and -32/64 mA at 3.3-V V_{CC})
- **Power Off Disables Outputs, Permitting Live Insertion**
- **High-Impedance State During Power Up** and Power Down Prevents Driver Conflict
- Use Bus Hold on Data Inputs in Place of **External Pullup/Pulldown Resistors to** Prevent the Bus From Floating
- **Auto3-State Eliminates Bus Current** Loading When Output Exceeds V_{CC} + 0.5 V
- Latch-Up Performance Exceeds 250 mA Per **JESD 17**
- **ESD Protection Exceeds 2000 V Per** MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model; and Exceeds 1000 V **Using Charged-Device Model, Robotic** Method
- Flow-Through Architecture Facilitates **Printed Circuit Board Layout**
- Distributed V_{CC} and GND Pin Configuration **Minimizes High-Speed Switching Noise**
- **Package Options Include Plastic Shrink** Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

SN54ALVTH16240 . . . WD PACKAGE SN74ALVTH16240 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

		_		1
10E	1	\cup	48	20E
1Y1 [2		47] 1A1
1Y2 [3		46] 1A2
GND [4		45	GND
1Y3 [5		44] 1A3
1Y4 [6		43] 1A4
v _{cc} [7		42] v _{cc}
2Y1 [8		41] 2A1
2Y2 [9		40	2A2
GND [10		39	GND
2Y3 [11		38	2A3
2Y4 [12		37] 2A4
3Y1 [13		36	3A1
3Y2 [14		35	3A2
GND [15		34	GND
3Y3 [16		33] 3A3
3Y4 [17		32] 3A4
v _{cc} [18		31] v _{cc}
4Y1 [19		30] 4A1
4Y2 [20		29] 4A2
GND [28	GND
4Y3 [27	4A3
4 <u>Y4</u> [23		26	
4 <mark>0E</mark> [24		25] 3 <u>OE</u>

description

The 'ALVTH16240 devices are 16-bit buffers/line drivers designed for 2.5-V or 3.3-V V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.

These devices are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated

SN54ALVTH16240, SN74ALVTH16240 2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCES138A - JULY 1998 - REVISED JANUARY 1999

description (continued)

The devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. The devices provide inverting outputs and symmetrical active-low output-enable (OE) inputs.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN54ALVTH16240 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALVTH16240 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE (each 4-bit buffer)

INP	JTS	OUTPUT
OE	Α	Υ
L	Н	L
L	L	Н
н	Χ	Z


logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 4.6 V
Input voltage range, V _I (see Note 1)	
Voltage range applied to any output in the high-impedance	
or power-off state, V _O (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V _O (see Note 1)	–0.5 V to 7 V
Output current in the low state, IO: SN54ALVTH16240	96 mA
SN74ALVTH16240	128 mA
Output current in the high state, IO: SN54ALVTH16240	–48 mA
SN74ALVTH16240	
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 2): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T _{sto}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SN54ALVTH16240, SN74ALVTH16240 2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCES138A - JULY 1998 - REVISED JANUARY 1999

recommended operating conditions, V_{CC} = 2.5 V \pm 0.2 V (see Note 3)

			SN54.	ALVTH1	6240	SN74	ALVTH1	6240	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage		2.3		2.7	2.3		2.7	V
VIH	High-level input voltage	1.7		7	1.7			V	
V _{IL}	Low-level input voltage		Z	0.7			0.7	V	
VI	Input voltage	0	Vcc	5.5	0	VCC	5.5	V	
loн	High-level output current			1	-6			-8	mA
lo.	Low-level output current			5	6			8	mA
lOL	Low-level output current; current duty cycle ≤ 5	50%; f≥1 kHz	ŽQ.	7	18			24	IIIA
Δt/Δν	Input transition rise or fall rate Outputs enabled		Q		10			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	200			200			μs/V	
TA	Operating free-air temperature	– 55		125	-40		85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

recommended operating conditions, V_{CC} = 3.3 V \pm 0.3 V (see Note 3)

			SN54	ALVTH1	6240	SN74	ALVTH1	6240	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNII
Vcc	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage	2		h	2			V	
V _{IL}	Low-level input voltage		3	0.8			0.8	V	
VI	Input voltage	0	VCC	5.5	0	Vcc	5.5	V	
IOH	High-level output current			1	-24			-32	mA
lou	Low-level output current			2	24			32	mA
lOL	Low-level output current; current duty cycle ≤	50%; f≥1 kHz		5	48			64	IIIA
Δt/Δν	Input transition rise or fall rate Outputs enabled		Q		10			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate	200			200			μs/V	
T _A	Operating free-air temperature	-55		125	-40		85	°C	

NOTE 3: All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted)

D/	ND AMETED	TEST O	ONDITIONS	SN54	ALVTH1	6240	SN74	ALVTH1	6240	LINUT	
PA	ARAMETER	TEST	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
٧ıK		$V_{CC} = 2.3 \text{ V},$	I _I = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	$I_{OH} = -100 \mu A$	V _{CC} -0.	2		V _{CC} -0	.2			
VOH		V _{CC} = 2.3 V	I _{OH} = -6 mA	1.8						V	
		vCC = 2.3 v	I _{OH} = -8 mA				1.8				
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	I _{OL} = 100 μA			0.2			0.2		
			I _{OL} = 6 mA			0.4					
VOL		V _{CC} = 2.3 V	$I_{OL} = 8 \text{ mA}$						0.4	V	
		V(C) = 2.5 V	I _{OL} = 18 mA			0.5					
			I _{OL} = 24 mA						0.5		
	Control inputs	$V_{CC} = 2.7 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1		
	Control inputs	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V _I = 5.5 V			<u>\$</u> 10			10		
lį			V _I = 5.5 V		, i	10			10	μΑ	
	Data inputs	V _{CC} = 2.7 V	AI = ACC		1				1		
			V _I = 0		1	- 5			– 5		
l _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V		25				±100	μΑ	
I _{BHL} ‡		$V_{CC} = 2.3 \text{ V},$	V _I = 0.7 V		115			115		μΑ	
IBHH§		$V_{CC} = 2.3 \text{ V},$	V _I = 1.7 V	Q	-10			-10		μΑ	
I _{BHLO}	,¶	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to V_{CC}	300			300			μΑ	
Івннс) [#]	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to V_{CC}	-300			-300			μΑ	
{IEX}		$V{CC} = 2.3 \text{ V},$	$V_0 = 5.5 V$			125			125	μΑ	
IOZ(PI	U/PD)☆	$V_{CC} \le 1.2 \text{ V}, V_{O} = 0.5 \text{ V}$ $V_{I} = \text{GND or } V_{CC}, \overline{\text{OE}} = 0.5 \text{ V}$	√ to V _{CC} , = don't care			±100			±100	μΑ	
lozh		V _{CC} = 2.7 V	$V_0 = 2.3 \text{ V},$ $V_1 = 0.7 \text{ V or } 1.7 \text{ V}$			5			5	μΑ	
lozL		V _{CC} = 2.7 V	$V_O = 0.5 \text{ V},$ $V_I = 0.7 \text{ V or } 1.7 \text{ V}$			-5			-5	μΑ	
		V _{CC} = 2.7 V,	Outputs high	+	0.04	0.1		0.04	0.1		
Icc		$I_{\Omega} = 0$,	Outputs low	1	2.3	4.5		2.3	4.5	mA	
		$V_I = V_{CC}$ or GND	Outputs disabled		0.04	0.1		0.04	0.1		
Ci		V _{CC} = 2.5 V,	V _I = 2.5 V or 0	1	3.5			3.5		pF	
Co		V _{CC} = 2.5 V,	V _O = 2.5 V or 0	1	6			6		pF	

[†] All typical values are at $V_{CC} = 2.5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.



[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to V_{CC} and then lowering it to V_{IH} min.

[¶] An external driver must source at least IBHLO to switch this node from low to high.

[#] An external driver must sink at least I_{BHHO} to switch this node from high to low.

Current into an output in the high state when VO > VCC

[★]High-impedance state during power up or power down

SN54ALVTH16240, SN74ALVTH16240 2.5-V/3.3-V 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SCES138A - JULY 1998 - REVISED JANUARY 1999

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

PARAMETER		TEST O	ONDITIONS	SN54	ALVTH1	6240	SN74	ALVTH1	6240	LINUT	
PA	RAMEIER	l legi C	ONDITIONS	MIN	TYP [†]	MAX	MIN	TYP†	MAX	UNIT	
VIK		V _{CC} = 3 V,	I _I = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I _{OH} = -100 μA	V _{CC} -0	2		V _{CC} -0	.2			
Vон		V 2.V	I _{OH} = -24 mA	2	2				V		
		VCC = 3 V	I _{OH} = -32 mA				2				
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I _{OL} = 100 μA			0.2			0.2		
			I _{OL} = 16 mA						0.4		
VOL			I _{OL} = 24 mA			0.5				V	
VOL		V _{CC} = 3 V	$I_{OL} = 32 \text{ mA}$						0.5	V	
			$I_{OL} = 48 \text{ mA}$			0.55					
	_		$I_{OL} = 64 \text{ mA}$						0.55		
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1		
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V _I = 5.5 V		Á	10			10		
Ц			V _I = 5.5 V		72/2	10			10	μΑ	
	Data inputs	VCC = 3.6 V	VI = VCC		5	1			1		
			V _I = 0		2	- 5			– 5		
I _{off}		$V_{CC} = 0$,	V_I or $V_O = 0$ to 4.5 V		2				±100	μΑ	
I _{BHL} ‡		$V_{CC} = 3 V$,	V _I = 0.8 V	75			75			μΑ	
I _{BHH} §		V _{CC} = 3 V,	V _I = 2 V	-75			-75			μΑ	
IBHLO	1	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to V_{CC}	500			500			μΑ	
Івнно	#	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to V_{CC}	-500			-500			μΑ	
IEX		$V_{CC} = 3 V$,	V _O = 5.5 V			125			125	μΑ	
IOZ(PL	J/PD)☆	$V_{CC} \le 1.2 \text{ V}, V_{O} = \underline{0.5} \text{ V}$ $V_{I} = \text{GND or } V_{CC}, \overline{OE} = \underline{0.5} \text{ V}$	V to V _{CC} , = don't care			±100			±100	μΑ	
lozh		V _{CC} = 3.6 V	V _O = 3 V,			5			5	μΑ	
			V _I = 0.8 V or 2 V								
lozL		V _{CC} = 3.6 V	$V_0 = 0.5 \text{ V},$			-5			-5	μΑ	
			V _I = 0.8 V or 2 V		0.07		<u> </u>		0.4		
		$V_{CC} = 3.6 \text{ V},$	Outputs high	-	0.07	0.1		0.07	0.1		
ICC		$I_O = 0$, $V_I = V_{CC}$ or GND	Outputs low	-	3.2	5.5		3.2	5	mA	
			Outputs disabled	-	0.07	0.1		0.07	0.1		
∆ICC□		V _{CC} = 3 V to 3.6 V, One Other inputs at V _{CC} or	e input at V _{CC} – 0.6 V, GND			0.4			0.4	mA	
C _i		$V_{CC} = 3.3 \text{ V},$	$V_{I} = 3.3 \text{ V or } 0$		3.5			3.5		pF	
Co		V _{CC} = 3.3 V,	V _O = 3.3 V or 0		6			6		pF	

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[□]This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.



[‡] The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max.

[§] The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

 $[\]P$ An external driver must source at least $I_{\mbox{\footnotesize{BHLO}}}$ to switch this node from low to high.

[#] An external driver must sink at least I_{BHHO} to switch this node from high to low.

Current into an output in the high state when VO > VCC

[★]High-impedance state during power up or power down


switching characteristics over recommended operating free-air temperature range, C_L = 30 pF, V_{CC} = 2.5 V \pm 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ALVTH1624	SN74ALV	SN74ALVTH16240		
PARAMETER	(INPUT)	(OUTPUT)	MIN MA	MIN	MAX	UNIT	
^t PLH	۸	V	1 4 3.	3 1	3.7	ns	
^t PHL	A	1	1 🚜 3.	6 1	3.5	115	
^t PZH	ŌĒ		1, 5.	4 1	5.3	ns	
^t PZL	OE	1	9 4.	3 1	4.2	115	
^t PHZ	ŌĒ	V	3 1 4.	3 1	4.7	ns	
t _{PLZ}	UE UE	'	1 3.	3 1	3.5	115	

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVTH16	240	SN74ALVTI	UNIT		
PARAMETER	(INPUT)	(OUTPUT)	MIN M	IAX	MIN	MAX	ONT	
tPLH	۸		1 4	3.4	1	3.3	ns	
t _{PHL}	A	•	1 🖑	3.3	1	3.2	115	
^t PZH	<u>OE</u>	V	1,0	3.8	1	3.7	ns	
tPZL	OE	1	3	3.2	1	3.1	115	
^t PHZ	ŌĒ	V	7.4	5.1	1.5	5	ns	
t _{PLZ}	OE .	1	2 1.4	4.2	1.5	4.1	113	

PARAMETER MEASUREMENT INFORMATION $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$




NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_f \leq 2$ ns. $t_f \leq 2$ ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \ \Omega$, $t_f \leq 2.5 \ ns$.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms





com 18-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74ALVTH16240DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16240DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16240GRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16240GRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16240VRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16240VRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16240DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16240DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16240GR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16240VR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ALVTH16240DLR	SSOP	DL	48	1000	330.0	32.4	11.35	16.2	3.1	16.0	32.0	Q1
SN74ALVTH16240GR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74ALVTH16240VR	TVSOP	DGV	48	2000	330.0	24.4	6.8	10.1	1.6	12.0	24.0	Q1





*All dimensions are nominal

, at annother are tremmal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALVTH16240DLR	SSOP	DL	48	1000	346.0	346.0	49.0
SN74ALVTH16240GR	TSSOP	DGG	48	2000	346.0	346.0	41.0
SN74ALVTH16240VR	TVSOP	DGV	48	2000	346.0	346.0	41.0

DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications					
Audio	www.ti.com/audio				
Automotive	www.ti.com/automotive				
Broadband	www.ti.com/broadband				
Digital Control	www.ti.com/digitalcontrol				
Medical	www.ti.com/medical				
Military	www.ti.com/military				
Optical Networking	www.ti.com/opticalnetwork				
Security	www.ti.com/security				
Telephony	www.ti.com/telephony				
Video & Imaging	www.ti.com/video				
Wireless	www.ti.com/wireless				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated